

Design Verification Enhancement of FPGA-based PPS Trip Logics for Nuclear Power Plant

Authors:

*Ibrahim Ahmed and Gyunyoung Heo (KHU)
Jaecheon Jung (KINGS)*

Presented

By

Ibrahim Ahmed

*Department of Nuclear Engineering, Kyung Hee University, Suwon,
Republic of Korea*

OUTLINES

1 *INTRODUCTION*

2 *METHODOLOGY*

3 *RESULTS*



4 *CONCLUSIONS*

INTRODUCTION

- ❖ NPP (nuclear power plant) is design to have a **safe plant operation** throughout the plant design life time.
- ❖ Many **safety systems** are incorporated into NPP to achieve this crucial goal.
- ❖ Among these systems is **I&C systems** which **coordinates** the activities of the plant during **normal** and **abnormal** plant operation.
- ❖ I&C systems **monitor**, **control** and **protect** the activities and status of the plant condition, and making decisions base on the design.
- ❖ The **safety critical** part of I&C systems is **plant protection system (PPS)**.
- ❖ The primary objective of PPS is to **protect** and provide a **reliable and rapid reactor trip** if monitored parameters approach the specified limiting setpoints.

INTRODUCTION






PPS plant parameters selected to be monitored.



Transition of I&C systems in NPP

METHODOLOGY

- Research approaches



METHODOLOGY

- *Design Requirements*

 - ❖ Requirement - Regulations

 - **10CFR50 Appendix A**, GDCs 13, 20, 21, 22, 23
 - **RG 1.152** – Criteria for Digital Computers in Safety Systems of Nuclear Power Plants
 - **RG 1.153** – Criteria for Safety Systems


Standards

- **IEEE 7-4.3.2** - IEEE Standard Criteria for Digital Computers in Safety Systems of Nuclear Power Generating Stations
- **IEEE 603 1991** – Criteria for Safety Systems for Nuclear Power Generating Stations
- **IEC 62566** - Nuclear power plants – Instrumentation and control important to safety – Development of HDL-programmed integrated circuits for systems performing category A functions, 2012.


METHODOLOGY

- *Design Requirements*


- ❖ Requirements – Functional



(a) Bistable with Fixed Setpoint - Trip on increasing



(b) Bistable with Variable Rate limiting Setpoint - Trip on




Bistable with variable manual reset setpoint - Trip on decreasing process (LPPT algorithm configurations)

METHODOLOGY

- *EFFBD Model*

 - ❖ Functional flow verification of the BP logic block diagram

- Vitech's CORE® Model Based Systems engineering software tool is used to developed EFFBD





EFFBD (enhanced functional flow block diagram) model for LPPT.

METHODOLOGY

- FSMD Model


- LPPT Algorithm Design

Data path for LPPT



Interface Definition of FSMD for LPPT Algorithm

LPPT FSM Controller




FSM controller block diagram

METHODOLOGY


- FSMD Model

- LPPT Algorithm Design

LPPT State transition diagrams



LPPT rate and Permission of operating bypass state transition diagram




LPPT trip setpoint calculation state transition diagram

METHODOLOGY

- FSMD Model

- LPPT algorithm design




FSMD final design for LPPT configuration

METHODOLOGY

- VHDL coding, and Design Verification and Validation


Simulink co-simulation model for fixed setpoint algorithm



Test bench Code using VHDL


```

33 architecture OK_TB of OK_TB is
34 begin
35
36     process
37     begin
38         wait for (period-(period*duty_cycle))
39         reset <= '0';
40         wait for period;
41         RX_POWER_in <= "0000000000000000";
42         wait for period;
43         wait for (onerun+setup+tco);
44         RX_POWER_in <= "0000000000001010";
45         wait for period;
46         wait for (onerun+setup+tco);
47         RX_POWER_in <= "0000000000001111";
48         wait for period;
49         wait for (onerun+setup+tco);
50         RX_POWER_in <= "00000000000011110";
51         wait for period;
52         wait for (onerun+setup+tco);
    
```



RESULTS


- Fixed Setpoint Simulation Result: High SGWL trip




Fixed setpoint, steam generator water level trip simulation result from Active HDL simulator

RESULTS

- VOPT Simulation Result: rate trip




VOPT rate trip simulation result




RESULTS

- VOPT Simulation Result: Ceiling trip





Ceiling (maximum setpoint of 110%)






RESULTS

● LPPT Simulation Result



RESULTS

- *Simulink Co-simulation Result for fixed setpoint*



On-board testing

CONCLUSION

- ❖ The PPS trip logic functions are designed, modeled, developed, verified, and validated in this work.
- ❖ The VHDL code is developed for each algorithm and the developed **VHDL codes are verified and tested using Active-HDL tool.**
- ❖ To further enhanced the design verification, an HDL Co-Simulation with MATLAB/SIMULINK is performed. It provides additional verification method for HDL design.
- ❖ To validate the design, the **FPGA device** is configured and tested. It **operates** without using the **operating system** or **application software**.
- ❖ Therefore, it can be concluded that, using the model-based approaches demonstrated in this work, together with co-simulation can enhanced the design verification as well as provides easy and quick HDL design verification.



*Thank you
for
your attention*

